The modularized subunit of an electronic power transformer (EPT) is a series connection of two H-bridge voltage-source converters and a DC-DC converter with a high-frequency isolation transformer (HFIT). On the basis of cascading and paralleling the modularized subunits, EPT can be used in high-voltage and large-current applications in the power system. This paper discusses the steady state analysis of the modularized subunit of EPT. Theoretical analysis considers the influences of the two H-bridge voltage-source converters on the two sides of the DC-DC converter. We deduce the formulas of the theoretical calculation on the internal electrical characteristics of EPT (e.g., the voltages of the DC-bus capacitor and the primary side peak current of the HFIT). This paper provides guidance on the design and selection of EPT key elements (e.g., the DC-bus capacitors and HFIT). Experimental results are obtained from a single subunit of a laboratory model rated at 962 V, 15 kVA. All calculations, simulations, and experiments confirm the theoretical analysis of the subunit of EPT.
INTRODUCTION
The electronic power transformer (EPT) is a new form of power transformer that realizes the functions of traditional power transformers and performs power quality functions, such as power factor correction, voltage regulation, voltage sag and swell elimination, voltage flicker reduction, and protection capability, in the power system during fault situations [1] - [6] . EPT has garnered much interest because of its enormous potential in the field of smart grid. References [3] - [10] discussed the advantages of EPT when applied in AC/DC distribution grids. Many researchers have also paid considerable attention to the EPT topologies and control algorithms. References [9] - [13] discussed the cascaded multilevel topology for high voltage and large-current applications. However, studying high voltage and large-current EPT applications in the power system requires further study. Therefore, realizing the experimental prototype of EPT is important.
The cascaded multilevel topology of EPT is well suited for high-voltage and large-current applications. This topology should be designed based on the idea of modularization in the engineering practice [12] , [13] (Fig. 1) . The modularized subunit of EPT consists of three main stages: a primary stage (H-bridge voltage-source converter (H-VSC)), DC-link stage (DC-DC) converter with high-frequency isolation transformer (HFIT), and secondary stage (H-VSC). The two H-VSCs realize the rectifier and inverter. The DC-link stage realizes the voltage level change and galvanic isolation. The DC-link stage is bidirectional ( Fig. 2(a) ) [14] . However, this stage can be designed as a unidirectional stage to reduce cost and to simplify the configuration if EPT is used only to power passive loads ( Fig. 2(b) ).
Each stage requires active switches, capacitors/inductors, or HFITs. These passive devices dominate the size and weight of the EPT. Therefore, the research on the design and selection methods of active and passive devices is important. A suitable design and selection of key elements (e.g., DC-bus capacitors and HFIT) can reduce the cost and size of EPT and guarantee safe operations. For example, if the rated current security margins of the capacitors and HFIT in the DC-link stage are large, the cost and size of the EPT may be unacceptable. If the security margins are too small, the EPT performance and service life may be degraded and shortened, respectively. However, few studies have focused on the key elements of EPT. Designing and selecting the key elements of EPT for power system applications is difficult because an exact and effective analysis of the internal characteristics of EPT is required.
Steady state analysis on the internal electrical characteristics of H-VSC and the DC-link stage has been proposed [14] - [18] . However, no analysis on the entire subunit of EPT (a series connection of two H-VSCs for the rectifier and inverter, as well as the DC-link stage ( Fig. 2(b) ) has been proposed. The respective analysis of the DC-link stage focuses on the converter itself and disregards the influence from the two H-VSCs. Analysis on the typical rectifier and inverter have also been proposed. However, the rectifier and inverter cannot be used directly on the analysis and calculation of the internal electrical characteristics of the entire EPT because the rectifier and inverter are only two stages of EPT. Design on fault tolerance should also be considered to increase EPT reliability. If one or more subunits fail, the static working point of normal subunits will change [13] , [19] . The analysis in the current paper is different from that in the other papers. For instance, the amplitudes of the second harmonic voltages and two sides of the DC-bus at the DC-link stage influence each other closely. The HFIT peak current is decided by the two sides of the DC-bus voltages and HFIT parameters. Given the fault tolerance design, the internal external characteristics of EPT can be influenced if one or more subunits fail.
In this paper, we present a detailed analysis on the internal electrical characteristics of EPT. Section II describes both DC-bus voltages of the two sides and the HFIT peak current. Sections III and IV present the theoretical calculation, simulation and experimental results. Finally, Section IV presents the guidance on the design of the key elements. Fig. 3 shows the equivalent model of the EPT subunit [20] . Currents i Hs , i Ls , i HT , and i LT and voltages u CH and u CL , which consist of the DC component and the second harmonic AC component, are defined as follows [16] , [17] : 
II. STEADY STATE ANALYSIS OF EPT
where subscripts "ac" and "dc" denote the AC and DC components, respectively. According to the Kirchhoff's current law and Fig. 3 , we obtain the following: 
where i CH and i CL are the second AC current flowing through C H and C L , respectively; C H and C L are also the capacitances of the DC-bus rectifier and inverter (Fig. 3 ). Fig. 3 shows that the circuit of the H-bridge rectifier and inverter are almost the same and can be analyzed in the same manner. Assuming that the rectifier is working in the unity power factor, the rectifier AC 
where m H is the modulation index of the rectifier, and H j is the phase angle of the AC voltage (u H ).
Assuming that the load of the inverter is the pure resistor (R L ), the inverter AC voltage (u inv ), AC voltage (u L ), and load current (i R ) are nearly in phase. The phase angle of the inverter AC currents (i L ) is ahead of that of the load current (i R ). The ahead phase angle is D j , as shown below:
where w is the fundamental angular frequency of the power system, C o is the capacitance of the inverter filter, and L L is the inductance of the inverter filter.
The second harmonic AC current (i Ls_ac ) is expressed as [16] [17] follows:
where m L is the modulation index of the inverter, and L j is the phase angle of the AC voltage (u L ). Fig. 3 shows that the high-frequency H-bridge chopper is on the primary side of the HFIT and H-bridge diode rectifiers on the secondary side. The HFIT can be treated as a series connection of an equivalent AC resistance (r s ), a leakage inductance (l s ), and an ideal transformer (the transformer radio is k:1). The working frequency of the HFIT is the chopping frequency [20] . The equivalent AC resistance (r s ) is estimated to be larger than the DC resistance of the windings because of the skin effect [18] [20] . The DC filter inductor (L dc ) on the DC-bus of the H-bridge diode rectifier is represented in Fig. 3 .
The total equivalent impedance of the HFIT and the DC-bus inductance is expressed as follows:
where HF w is the chopping angular frequency of the DC-DC converter, and w¢ is the second harmonic angular frequency. The primary and secondary sides of the second harmonic currents of the DC-bus are decided by the voltages of the two sides of the DC-bus. These sides can be expressed as follows: (4)- (8) in Eq. (3), we obtain the following: 
where the coefficients are defined as
. According to Eq. (10), the second harmonic component voltages of the primary and secondary side DC-bus are expressed as follows (u CH_ac and u CL_ac ):
Second, we analyze the DC component. The rated power of the EPT subunit is defined as P s . The currents (i Hs_dc and i Ls_dc ) are expressed as 
According to Eqs. (8) and (12), the primary side peak current of HFIT (I AMpeak ) is the following:
The frequency of the AC voltage u H may change slowly in the range of 49.5 Hz to 50.5 Hz, because the rectifier is directly connected to the power system. However, the frequency of the AC voltage in the inverter is constant as desired by the passive loads. The difference of the frequency between the AC voltages (u H and u L ) can bring a variety of phase dissimilarities between the voltages. Eqs. (10), (11), and (13) 
The fault tolerance design can increase the reliability of the EPT [13] [19] . If one or more EPT subunits fail and are successfully isolated, the EPT shall reach a new static working point with the normal running subunits, which must work reliably and safely in a faulted situation. However, the internal electrical characteristics of EPT in this faulted working situation should be compensated. Normal running subunits share the rated voltage of the cascaded side and the rated current of the parallel side. The AC current on the cascaded side and the AC voltage on the parallel side are considered to maintain invariability in a faulted working situation. The static working point of EPT can be calculated below.
The AC voltage (u H(X-F) ) is on the cascaded side and is expressed as follows:
The DC voltage (u CH_dc(X − F) ) is on the cascaded side and is expressed as follows:
The AC current (i L (X-F) ) is on the parallel side and is expressed as follows:
The DC voltage (u CL_dc(X-F) ) is on the parallel side and is expressed as follows:
The rated power of each normal running subunit (P s (X-F) ) is given by the following:
( )
where X is the total number of the subunits of EPT per phase; F is the number of the faulted subunits; u H , u CH , and i L are the AC and DC voltages on the cascaded side and the AC current on the parallel side in the working situation with all working subunits, respectively. We can logically calculate the subunit voltages and currents according to Eqs. (11) and (13). On the basis of the formulas, the comparison between the calculation and simulation can prove the rationality of the theoretical calculation.
III. COMPARISON OF THE THEORETICAL CALCULATION AND SIMULATION
In this section, the simulations are conducted to demonstrate the above analysis on the system (see Fig. 2(b) ). The frequency of u L is set to be similar to that of the AC voltage (u H ). The phase difference ( The topology of the subunit for the theoretical calculation and simulation is shown in Fig. 2(b) . The system parameters are listed in Table I .
A. Theoretical Calculation Results
On the basis of the formulas for theoretical calculation and parameters, the theoretical results are calculated according to Eqs. (11) and (13) . Fig. 4(a) shows the second harmonic component voltages of the primary side DC-bus (u CH_ac ) as polar coordinates, and the polar radius is defined as the amplitudes of u CH_ac . Fig.   4(b) shows the second harmonic component voltages of the secondary side DC-bus (u CL_ac ) as polar coordinates, and the polar radius is defined as the amplitudes of u CL_ac . Fig. 4(c) shows the primary side peak current of HFIT (I AMpeak ) as polar coordinates, and the polar radius is defined as the peak current of HFIT (I AMpeak ).
The voltage unit is volt (V), the current unit is ampere (A), and the phase angle unit is degree (°). All voltages and currents in Fig. 4 are displayed as polar coordinates, and the polar angle is defined as double the phase difference ( ) (
), which is from 0° to 360° every 20° in the graphs.
B. Simulation Results
On the basis of the formulas for theoretical calculation and parameters described in Table I , the simulation results are presented in this section. Fig. 4(a) shows the second harmonic component voltages of the primary side DC-bus (u CH_ac ) as polar coordinates, and the polar radius is defined as the amplitudes of u CH_ac . Fig.  4(b) shows the second harmonic component voltages of the secondary side DC-bus (u CL_ac ) as polar coordinates, and the polar radius is defined as the amplitudes of u CL_ac . Fig. 4(c) shows the primary side peak current of HFIT (I AMpeak ) as polar coordinates, and the polar radius is defined as the peak current amplitudes of HFIT (I AMpeak ).
The voltage unit is volt (V), the current unit is ampere (A), and the phase angle unit is degree (°). All voltages and currents in Fig. 4 are displayed as polar coordinates. The polar angle is defined as double the phase difference The equivalent resistance of HFIT According to Eq. (14) and Table I 
IV. THE EXPERIMENTAL RESULTS AND THE COMPARISON
In this section, the experiments were carried out to prove rationality of the theoretical calculation and simulation of EPT internal electrical characteristics. Fig. 2(b) shows the circuit configuration of the experimental structure of EPT. Fig. 5 shows that the structure was built in the laboratory. The elements used in single subunit structure of EPT are tabulated in Table II . Fig. 6 shows the digital control system configuration of the EPT single subunit on the basis of the digital controller with a digital signal processor (TMS320F28335). The closed-loop control strategy complete the following functions: (1) maintain the DC-bus voltage (C H ) constant; (2) maintain the AC voltage (u L ) constant; (3) correct the rectifier work in the unity power factor; (4) accurately set the phase difference between the AC voltages (u H and u L ) from 0° to 180° every 10°. Fig. 7 shows the experimental waveforms of the EPT subunit at 15 kVA.
A. Experimental Results
The experimental results are presented in this section on the basis of the single subunit of the laboratory model and the parameters described in Table I . Fig. 8(a) shows the second harmonic component voltages of the primary side DC-bus (u CH_ac ) as polar coordinates, and the polar radius is defined as the amplitudes of u CH_ac . Fig.  8(b) shows the second harmonic component voltages of the secondary side DC-bus (u CL_ac ) as polar coordinates, and the polar radius is defined as the amplitudes of u CL_ac . Fig. 8(c) shows the primary side peak current of HFIT (I AMpeak ) as polar coordinates, and the polar radius s defined as the peak current amplitudes of HFIT (I AMpeak ).
The voltage unit is volt (V), the current unit is ampere (A), and the phase angle unit is degree (°). All voltages and currents in Fig. 8 are displayed as polar coordinates. Polar angle was defined as double the phase difference ( ) (
), which was from 0° to 360° every 20° in the graph.
B. Comparison of Results
The results of the theoretical calculation, simulation, and experiments are all plotted in Fig. 8. Fig. 8 shows the internal electrical characteristics of EPT as a function of double the phase difference ( ) (
) from 0° to 360°. ). The second harmonic component voltages (u CH_ac ) reach a maximum value at the polar angle of about 300° ( Fig. 9(a) ). The second harmonic component voltages (u CH_ac ) reach a minimum value at the polar angle of about 120°, as shown in Fig. 9(b) . HFIT reaches a maximum value at the polar angle of about 0° ( Fig. 9(e) ). The primary side peak current (I AMpeak ) of HFIT reached a minimum value at the polar angle of about 180° ( Fig. 9(f) ). According to the theoretical calculation, simulation, and experimental results, the voltages (u CH_ac and u CL_ac ) and the peak current (I AMpeak ) change with the phase angle. The three groups of the curves are similar (see Figs. 8(a)-(c) ). Using the formulas we used above, similarity of the three groups of the curves confirmed the theoretical analysis of the EPT subunit.
According to Eq. (14) and Table I , the second harmonic component voltages of the primary and secondary side treated as ideal in the simulation. The losses of all the elements are brought in by defining the corresponding parameters in the simulation models. The experiment is based on the subunit of EPT in the laboratory. The elements used in the experimental prototype of EPT are certainly not ideal. l The parameters of the elements used in the single subunit of laboratory model are different more or less from that in the simulation and the calculation. l The currents i Hs , i Ls , i HT , and i LT consist of not only the DC component and the second harmonic component but also some higher harmonic components, which are all ignored in the theoretical analysis. l The phase angle between u rec and u H , and the phase angle between u inv and u L are also ignored in the theoretical analysis. Therefore, the differences among the results of calculation, simulation, and experiment are existent but rational. Analyzing the subunit of EPT by using the formulas of the theoretical calculation is rational.
C. Guidance on the Design of the Key Elements
According to the analyses in this paper, guidance can be provided for designers when they select and design the key elements of EPT.
The second harmonic component voltages (u CH_ac and u CL_ac ) of the primary and secondary side DC-bus can be calculated in theory by using Eq. (11) to confirm the correctness of the capacitor selection. The security margins shall cover the values, which are determined by both the DC-bus capacitors and the system in the most severe conditions. The capacitors should be large enough to mitigate the second harmonic voltage and to limit the currents that flow through the capacitors to make them work normally. The capacitors should not be too large to limit capacitor cost and size.
The primary side peak current (I AMpeak ) of HFIT can be calculated in theory by using Eq. (13) to confirm the correctness of the design of the rated current of HFIT. The security margins should cover the values determined by the system in the most severe conditions. The rated current of HFIT should be large enough to avoid overheating. However, the rated current should not be too large to limit cost and size.
On the basis of the fault tolerance design, the normal subunits of EPT must work safely even if some subunits are faulted. The security margins of the design should cover the values determined by the system in the most severe conditions. The values of u CH_ac , u CL_ac , and I AMpeak can be calculated in theory according to Eqs. (11), (13), (15)- (19) .
V. CONCLUSIONS
On the basis of the subunit of EPT, this paper presents the analysis method to calculate the internal electrical characteristics of EPT. l The formulas of both the second harmonic component voltages (u CH_ac and u CL_ac ) and the primary side peak current (I AMpeak ) of HFIT are obtained in this paper. l Compared with the results of the theoretical calculation, simulation, and experiment, analyzing the subunit of EPT by using the formulas in this paper is rational. l The voltages (u CH_ac and u CL_ac ) and the peak current (I AMpeak ) change obviously with the polar angle. The voltages and currents will reach their maximum values at the specific polar angle in the faulted working situation. According to the maximum values, the guidance on the design and the selection of the key elements are provided for designers. The single subunit structure of EPT has been built in a laboratory and in a 10 kV/400 V three-phase cascaded multilevel EPT (see Fig. 1 ), which is on the way of research and development. Further research on EPT will be conducted in the near future.
